

CLAIMS

What is claimed is:

1 1. A switching device comprising:

2 at least two base racks, each base rack including

3 a line card having at least one port capable of receiving and

4 transmitting a packet;

5 a switch card in communication with the line card across a

6 backplane;

7 the at least two base racks coupled such that the switch cards of each base

8 rack are in communication.

1 2. The switching device of claim 1 wherein each base rack includes 16 line cards

2 and 4 switch cards, and wherein each line card includes 16 ports.

1 3. The switching device of claim 2 wherein each switch card of each base rack is

2 in communication with each switch card of each other base rack.

1 4. The switching device of claim 1 wherein the at least two base racks comprise

2 four base racks, and wherein each base rack includes 16 line cards and 4

3 switch cards, and wherein each line card includes 16 ports.

1 5. The switching device of claim 4 wherein each switch card of each base rack is
2 in communication with each switch card of each other base rack.

1 6. The switching device of claim 1 wherein each base rack includes 4 line cards
2 and 2 switch cards, and wherein each line card includes 16 ports.

1 7. The switching device of claim 6 wherein each switch card of each base rack is
2 in communication with each switch card of each other base rack.

1 8. The switching device of claim 1 wherein the at least two base racks comprise
2 four base racks, and wherein each base rack includes 4 line cards and 2
3 switch cards, and wherein each line card includes 16 ports.

1 9. The switching device of claim 8 wherein each switch card of each base rack is
2 in communication with each switch card of each other base rack.

1 10. The switching device of claim 1 wherein each line card further includes a
2 PHY chip and a packet processing ASIC connected in series between the
3 at least one port and the backplane.

1 11. The switching device of claim 10 wherein coupled to the packet processing
2 ASIC is an SRAM and a network processor unit coupled to a DRAM.

1 12. The switching device of claim 1 wherein each switch card further includes a
2 flow control ASIC coupled to the backplane.

1 13. The switching device of claim 12 wherein the flow control ASIC is further
2 coupled to a GBIC coupled to a cascade port.

1 14. The switching device of claim 12 wherein the flow control ASIC is coupled to
2 the backplane with four input/output links.

1 15. A switching device comprising:
2 a first base rack including
3 a first line card having a first port capable of receiving a packet;
4 a first switch card in communication with the first line card;
5 a second base rack including
6 a second line card having a second port capable of transmitting a
7 packet;
8 a second switch card in communication with the second line card,
9 and in further communication with the first switch card.

1 16. The switching device of claim 15 wherein the first base rack and the second
2 base rack each include 16 line cards and 4 switch cards, and wherein each
3 line card includes 16 ports.

1 17. The switching device of claim 16 wherein each switch card of the first base
2 rack is in communication with each switch card of the second base rack.

1 18. The switching device of claim 15 wherein the first base rack and the second
2 base rack each include 4 line cards and 2 switch cards, and wherein each
3 line card includes 16 ports.

1 19. The switching device of claim 18 wherein each switch card of the first base
2 rack is in communication with each switch card of the second base rack.

1 20. The switching device of claim 15 wherein the first line card further includes a
2 first PHY chip and a first packet processing ASIC connected in series
3 between the first port and a first backplane, and wherein the second line
4 card further includes a second PHY chip and a second packet processing
5 ASIC connected in series between the second port and a second
6 backplane.

1 21. The switching device of claim 20 wherein coupled to each packet processing
2 ASIC is an SRAM and a network processor unit coupled to a DRAM.

1 22. The switching device of claim 15 wherein the first switch card further
2 includes a first flow control ASIC coupled to a first backplane, and
3 wherein the second switch card further includes a second flow control
4 ASIC coupled to a second backplane.

1 23. The switching device of claim 22 wherein the first switch card further
2 includes the first flow control ASIC coupled to a first GBIC coupled to a
3 first cascade port, and wherein the second switch card further includes the
4 second flow control ASIC coupled to a second GBIC coupled to a second
5 cascade port.

1 24. The switching device of claim 22 wherein the first flow control ASIC is
2 coupled to the first backplane with four input/output links, and wherein
3 the second flow control ASIC is coupled to the second backplane with
4 four input/output links.

1 25. A switching device comprising:

2 a first base rack including

3 a first line card having an ingress port capable of receiving a

4 packet, the first line card being capable of processing the

5 packet;

6 a first switch card in communication with the first line card and

7 capable of accepting the packet therefrom, the first switch

8 card including a first cascade port, the first switch card

9 capable of routing the packet to the first cascade port;

10 a second base rack including

11 a second line card including an egress port, the second line card

12 being capable of processing the packet and further capable

13 of sending the packet to the egress port, the egress port

14 being capable of transmitting the packet;

15 a second switch card including a second cascade port coupled to

16 the first cascade port, the second switch card being capable

17 of receiving the packet from the first cascade port via the

18 second cascade port, the second switch card being in

19 communication with the second line card and capable of

20 routing the packet thereto.

1 26. The switching device of claim 25 wherein each base rack includes 16 line
2 cards and 4 switch cards, and wherein each line card of the first base rack
3 includes 16 ingress ports, and each line card of the second base rack
4 includes 16 egress ports.

1 27. The switching device of claim 26 wherein each first switch card of the first
2 base rack is in communication with each second switch card of the second
3 base rack.

1 28. The switching device of claim 25 wherein each base rack includes 4 line cards
2 and 2 switch cards, and wherein each line card of the first base rack
3 includes 16 ingress ports, and each line card of the second base rack
4 includes 16 egress ports.

1 29. The switching device of claim 28 wherein each first switch card of the first
2 base rack is in communication with each second switch card of the second
3 base rack.

1 30. The switching device of claim 25 wherein the first line card of the first base
2 rack further includes a first PHY chip and a first packet processing ASIC
3 connected in series between the ingress port and a first backplane, and
4 wherein the second line card of the second base rack further includes a
5 second PHY chip and a second packet processing ASIC connected in series
6 between the egress port and a second backplane.

1 31. The switching device of claim 30 wherein coupled to each packet processing
2 ASIC is an SRAM and a network processor unit coupled to a DRAM.

1 32. The switching device of claim 25 wherein the first switch card further
2 includes a first flow control ASIC coupled to a first backplane, and
3 wherein the second switch card further includes a second flow control
4 ASIC coupled to a second backplane.

1 33. The switching device of claim 32 wherein the first flow control ASIC is
2 further coupled to a first GBIC coupled to the first cascade port, and
3 wherein the second flow control ASIC is further coupled to a second GBIC
4 coupled to the second cascade port.

1 34. The switching device of claim 32 wherein the first flow control ASIC is
2 coupled to the first backplane with four input/output links, and wherein
3 the second flow control ASIC is coupled to the second backplane with
4 four input/output links.

1 35. The switching device of claim 25 wherein the ingress and egress ports are bi-
2 directional.

1 36. The switching device of claim 25 wherein the capability of processing the
2 packet in the first line card includes converting the packet from an optical
3 signal to an electrical signal and segmenting the packet to one or more
4 cells, and wherein the capability processing the packet in the second line
5 card includes reassembling the one or more cells back to the packet and
6 converting the packet from an electrical signal to an optical signal.

1 37. A system area network comprising:

2 a switching device including

3 a first base rack including

4 a first line card having an ingress port capable of receiving a
5 packet, the first line card being capable of processing
6 the packet;

7 a first switch card in communication with the first line card
8 and capable of accepting the packet therefrom, the
9 first switch card including a first cascade port, the
10 first switch card capable of routing the packet to the
11 first cascade port;

12 a second base rack including

13 a second line card including an egress port, the second line
14 card being capable of processing the packet and
15 further capable of sending the packet to the egress
16 port, the egress port being capable of transmitting the
17 packet;

18 a second switch card including a second cascade port
19 coupled to the first cascade port, the second switch
20 card being capable of receiving the packet from the
21 first cascade port via the second cascade port, the
22 second switch card being in communication with the
23 second line card and capable of routing the packet
24 thereto;

25 a storage device coupled to the ingress port; and

26 a server coupled to the egress port.

1 38. The system area network of claim 37 wherein each base rack includes 16 line
2 cards and 4 switch cards, and wherein each line card of the first base rack
3 includes 16 ingress ports, and each line card of the second base rack
4 includes 16 egress ports.

1 39. The system area network of claim 38 wherein each first switch card of the first
2 base rack is in communication with each second switch card of the second
3 base rack.

1 40. The system area network of claim 37 wherein each base rack includes 4 line
2 cards and 2 switch cards, and wherein each line card of the first base rack
3 includes 16 ingress ports, and each line card of the second base rack
4 includes 16 egress ports.

1 41. The system area network of claim 40 wherein each first switch card of the first
2 base rack is in communication with each second switch card of the second
3 base rack.

1 42. The system area network of claim 37 wherein the first line card of the first
2 base rack further includes a first PHY chip and a first packet processing
3 ASIC connected in series between the ingress port and a first backplane,
4 and wherein the second line card of the second base rack further includes
5 a second PHY chip and a second packet processing ASIC connected in
6 series between the egress port and a second backplane.

1 43. The system area network of claim 42 wherein coupled to each packet
2 processing ASIC is an SRAM and a network processor unit coupled to a
3 DRAM.

1 44. The system area network of claim 37 wherein the first switch card further
2 includes a first flow control ASIC coupled to a first backplane, and
3 wherein the second switch card further includes a second flow control
4 ASIC coupled to a second backplane.

1 45. The system area network of claim 44 wherein the first flow control ASIC is
2 further coupled to a first GBIC coupled to the first cascade port, and
3 wherein the second flow control ASIC is further coupled to a second GBIC
4 coupled to the second cascade port.

1 46. The system area network of claim 44 wherein the first flow control ASIC is
2 coupled to the first backplane with four input/output links, and wherein
3 the second flow control ASIC is coupled to the second backplane with
4 four input/output links.

1 47. The system area network of claim 37 further comprising an IP router and an
2 IP switch.

1 48. The system area network of claim 37 wherein the storage device includes a
2 RAID.

1 49. The system area network of claim 37 wherein the storage device includes a
2 JBOD.

1 50. The system area network of claim 37 wherein the storage device includes a
2 tape backup.

1 51. A method for switching a packet comprising:
2 introducing a packet into a first port of a first line card of a first base rack;
3 transmitting the packet from the first line card through a first backplane to
4 a first switch card of the first base rack;
5 transmitting the packet from the first switch card to a second switch card
6 of a second base rack;
7 transmitting the packet from the second switch card through a second
8 backplane to a second line card on the second base rack; and
9 transmitting the packet out of a second port of the second base rack.

1 52. The method of claim 51 wherein transmitting the packet from the first switch
2 card to the second switch card includes reading a second port number and
3 determining the second port number is associated with the second base
4 rack.

1 53. The method of claim 51 wherein transmitting the packet from the first switch
2 card to the second switch card includes transmitting the packet from a
3 first cascade port on the first switch card to a second cascade port on the
4 second switch card.

1 54. The method of claim 53 wherein transmitting the packet from the first switch
2 card to the second switch card further includes transmitting the packet
3 across a connector joining the first and second cascade ports.

1 55. The method of claim 54 wherein the connector between the first and second
2 cascade ports includes an optical fiber and wherein transmitting the
3 packet from the first cascade port to the second cascade port includes
4 converting the packet to an optical signal.

1 56. The method of claim 55 wherein transmitting the packet from the first switch
2 card to the second switch card further includes buffering the packet on the
3 second switch card.

1 57. The method of claim 51 wherein introducing the packet into the first port of
2 the first line card includes converting the packet from an optical signal to
3 an electrical signal.

1 58. The method of claim 57 wherein introducing the packet into the first port of
2 the first line card further includes performing a physical layer conversion.

1 59. The method of claim 58 wherein introducing the packet into the first port of
2 the first line card further includes performing fast-path packet processing.

1 60. The method of claim 58 wherein introducing the packet into the first port of
2 the first line card further includes performing slow-path packet
3 processing.

1 61. The method of claim 51 wherein transmitting the packet through the first
2 backplane includes segmenting the packet into at least one cell.

1 62. The method of claim 61 wherein segmenting the packet creates a payload of
2 64 bytes.

1 63. The method of claim 61 wherein segmenting the packet creates a payload of
2 128 bytes.

1 64. The method of claim 61 wherein segmenting the packet further includes
2 staging packet data at an SRAM, waiting for packet header processing to
3 be completed, placing a request for first backplane arbitration into a
4 priority queue, winning first backplane arbitration, and reading packet
5 data from the SRAM.

1 65. The method of claim 61 wherein segmenting the packet additionally includes
2 reading a cell-size from an SRAM and high-speed serial transmission of
3 the at least one cell across the first backplane to the first switch card.

1 66. The method of claim 65 wherein segmenting the packet additionally includes
2 placing the at least one cell in a buffer on a first FLC on the first switch
3 card.

1 67. The method of claim 51 wherein transmitting the packet through the second
2 backplane includes placing the packet in a priority output queue on the
3 second switch card.

1 68. The method of claim 67 wherein transmitting the packet through the second
2 backplane further includes scheduling to use the second port.

1 69. The method of claim 68 wherein transmitting the packet through the second
2 backplane further includes sending the packet from a first FLC to a
3 crossbar, routing the packet through the crossbar, and buffering the
4 packet at an egress buffer on a second FLC.

1 70. The method of claim 69 wherein transmitting the packet through the second
2 backplane further includes determining a credit at a receiving queue on
3 the second line card and high-speed serial transmission of the packet
4 across the second backplane.

1 71. The method of claim 51 wherein transmitting the packet out of a second port
2 of the second base rack includes processing the packet by the second line
3 card.

1 72. The method of claim 71 wherein processing the packet includes reassembling
2 at least one cell into the packet.

1 73. The method of claim 71 wherein processing the packet further includes
2 performing a physical layer conversion.

1 74. The method of claim 71 wherein processing the packet further includes
2 converting the packet from an electrical signal to an optical signal.

1 75. The method of claim 51 wherein transmitting the packet from the first line
2 card includes buffering the packet in a set of queues associated with a
3 packet processor on the line card.

1 76. The method of claim 51 wherein transmitting the packet to the first switch
2 card includes buffering the packet in a set of queues associated with a
3 flow control ASIC on the switch card.

1 77. The method of claim 51 wherein transmitting the packet from the first switch
2 card to the second switch card includes routing the packet through a
3 crossbar on the first switch card and buffering the packet in a first queue
4 dedicated to a cascade port on the first base rack.

1 78. The method of claim 77 wherein transmitting the packet from the first switch
2 card to the second switch card further includes buffering the packet in a
3 second queue associated with a flow control ASIC on the second switch
4 card.

1 79. The method of claim 51 wherein transmitting the packet from the second
2 switch card through the second backplane includes routing the packet
3 through a crossbar on the second switch card and buffering the packet in a
4 queue between the crossbar and the second backplane.

1 80. The method of claim 51 wherein transmitting the packet through the second
2 backplane to a second line card includes buffering the packet in a queue
3 on the second line card dedicated to a destination port.